Regviz

Cypress Semiconductor /psoc63 /BLE /BLELL /CE_CNFG_STS_REGISTER_EXT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CE_CNFG_STS_REGISTER_EXT

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Cypress Semiconductor/psoc63/BLE/BLELL/CE_CNFG_STS_REGISTER_EXT#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TX_2M)TX_2M 0 (RX_2M)RX_2M 0 (SN)SN 0 (NESN)NESN 0LAST_UNMAPPED_CHANNEL

Description

connection configuration & status register

Fields

TX_2M

transmittion on 2M
RX_2M

receiving on 2M
SN

Sequence number for next scheduled connection index
NESN

Next Sequence number for next scheduled connection index
LAST_UNMAPPED_CHANNEL

Last unmapped channel for next scheduled connection index

Links

()

Register License

Copyright 2016-2018 Cypress Semiconductor Corporation \n Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.
You may obtain a copy of the License at \n
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and
limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data